VIA-007-CIP
Appln. No. 10/729,110

Submission Date: May 17, 2007
Response to Office Action of January 17, 2007

Amendments to the claims:

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1.   (Currently amended) An apparatus for decoding and de-interleaving a received signal that includes a first symbol set representing a transmitted data set encoded by a first constituent coding process and a distinct second symbol set representing the transmitted data set encoded by a second constituent coding process, the received signal ~~encoded with two constituent codes and~~ interleaved on a frame by frame basis, the apparatus comprising:

a single constituent code decoder configured to derive:

a first estimate symbol reflecting the transmitted data set based on the first symbol set plus a feedback symbol if available from a previous iteration, and

a second estimate symbol reflecting the transmitted data set based on the second symbol set plus a feedback symbol based on the first estimate symbol; and

a single common buffer coupled to the single constituent code decoder, the common buffer sized to hold a single frame of received data.

2.   (Original) The apparatus of claim 1, further comprising: an address controller coupled to the single common buffer, the address controller generating read and write addresses that cause data to be de-interleaved when read from and written to the common buffer and generating read and write addresses that cause data to be interleaved when read from and written to the common buffer.

3.   (Original) The apparatus of claim 2, wherein the address controller generates read and write addresses that cause data to be read from the common buffer row by row and to be written to the common buffer column by column to de-interleave the data and generates read and write addresses that cause data to be read from the common buffer column by column and to be written to the common buffer row by row to interleave the data.

4.   (Original) The apparatus of claim 3, wherein the common buffer is divided into a plurality of sub-buffers and each sub-buffer is a single port memory.

3

VIA-007-CIP
Appln. No. 10/729,110

Submission Date: May 17, 2007
Response to Office Action of January 17, 2007

5.   (Original) The apparatus of claim 4, wherein the address controller is configured to generate a read address for one of the plurality of sub-buffers and a write address for another of the plurality of sub-buffers, the reading and writing of the respective sub-buffers to occur during the same clock cycle.

6.   (Original) The apparatus of claim 2, wherein the address controller employs a first algorithm to generate read addresses for the common buffer for data input to the constituent code decoder and contemporaneously employs the first algorithm to generate write addresses for the common buffer for data output from the constituent code decoder where the write addresses are offset by a predetermined number of rows from the read addresses when the decoder is decoding the first of the two constituent codes.

7.   (Original) The apparatus of claim 6, wherein the address controller employs a second algorithm to generate read addresses for the common buffer for data input to the constituent code decoder and contemporaneously employs the second algorithm to generate write addresses for the common buffer for data output from the constituent code decoder where the write addresses are offset by a predetermined number of columns from the read addresses when the decoder is decoding the second of the two constituent codes.

8.   (Original) The apparatus of claim 7, wherein the employment of the first algorithm to generate write addresses during the decoding of the first of the two constituent codes and employment of the second algorithm to generate read addresses during the decoding of the second of the two constituent codes interleaves the data and the employment of the second algorithm to generate write addresses during the decoding of the second of the two constituent codes and employment of the first algorithm to generate read addresses during the decoding of the first of the two constituent codes de-interleaves the data.

9.   (Original) The apparatus of claim 8, wherein the address controller is configured to generate read addresses using a one of a row-by-row with column shuffling algorithm and a column-by-column with row shuffling algorithm.

10.   (Original) The apparatus of claim 9, wherein the received signal is encoded with two constituent codes and interleaved based on a CDMA protocol and wherein the apparatus is employed in a mobile unit deployed within a CDMA-based communication system.

4

11.   (Currently amended) A method of decoding and de-interleaving a received signal representing a single frame of data, the received signal encoded with two constituent codes and interleaved on a frame by frame basis, the method comprising the steps of:

      serially decoding the received signal; and

      storing all received data of the frame that is partially and decoded data in a single common buffer, the common buffer required sized to hold only one block of data, each representing a soft estimate of one bit, for each bit encoded in the a single frame of received data.

12.   (Original) The method of claim 11, further comprising the step of:

      a)   generating read and write addresses that cause data to be de-interleaved when read from and written to the common buffer and generating read and write addresses that cause data to be interleaved when read from and written to the common buffer.

13.   (Original) The method of claim 12, wherein step a) generates read and write addresses that cause data to be read from the common buffer row by row and to be written to the common buffer column by column to de-interleave the data and generates read and write addresses that cause data to be read from the common buffer column by column and to be written to the common buffer row by row to interleave the data.

14.   (Original) The method of claim 13, wherein the common buffer is divided into a plurality of sub-buffers and each sub-buffer is a single port memory.

15.   (Original) The method of claim 14, further comprising the step of generating a read address for one of the plurality of sub-buffers and a write address for another of the plurality of sub-buffers, the reading and writing of the respective sub-buffers occurring during the same clock cycle.

16.   (Original) The method of claim 12, wherein step a) includes the step of employing a first algorithm to generate read addresses for the common buffer for data input to the constituent code decoder and contemporaneously employing the first algorithm to generate write addresses for the common buffer for data output from the constituent code decoder where the write addresses are offset by a predetermined number of rows from the read addresses when the decoder is decoding the first of the two constituent codes.

17.   (Original) The method of claim 16, wherein step a) includes the step of employing a second algorithm to generate read addresses for the common buffer for data input to the constituent code decoder and

VIA-007-CIP
Appln. No. 10/729,110

Submission Date: May 17, 2007
Response to Office Action of January 17, 2007

contemporaneously employing the second algorithm to generate write addresses for the common buffer for data output from the constituent code decoder where the write addresses are offset by a predetermined number of columns from the read addresses when the decoder is decoding the second of the two constituent codes.

18.   (Original) The method of claim 17, wherein the employment of the first algorithm to generate write addresses during the decoding of the first of the two constituent codes and employment of the second algorithm to generate read addresses during the decoding of the second of the two constituent codes interleaves the data and the employment of the second algorithm to generate write addresses during the decoding of the second of the two constituent codes and employment of the first algorithm to generate read addresses during the decoding of the first of the two constituent codes de-interleaves the data.

19.   (Original) The method of claim 18, wherein step a) includes the step of generating read addresses using a one of a row-by-row with column shuffling algorithm and a column-by-column with row shuffling algorithm.

20.   (Original) The method of claim 19, wherein the received signal is encoded with two constituent codes and interleaved based on a CDMA protocol and wherein the apparatus is employed in a mobile unit deployed within a CDMA-based communication system.

21.   (Currently amended) An article of manufacture for use in decoding and de-interleaving a received signal representing a single frame of data, the received signal encoded with two constituent codes and interleaved on a frame by frame basis, the article of manufacture comprising computer readable storage media including program logic embedded therein that causes control circuitry to perform the steps of:
        serially decoding the received signal; and
        storing all received data of the frame that is partially and-decoded data in a single common buffer, the common buffer required sized-to hold only one block of data, each representing a soft estimate of one bit, for each bit encoded in the a-single frame of received data.

22.   (Original) The article of manufacture of claim 21, further performing the step of:
        a)   generating read and write addresses that cause data to be de-interleaved when read from and written to the common buffer and generating read and write addresses that cause data to be interleaved when read from and written to the common buffer.

6

VIA-007-CIP
Appln. No. 10/729,110

Submission Date: May 17, 2007
Response to Office Action of January 17, 2007

23. (Original) The article of manufacture of claim 22, wherein step a) generates read and write addresses that cause data to be read from the common buffer row by row and to be written to the common buffer column by column to de-interleave the data and generates read and write addresses that cause data to be read from the common buffer column by column and to be written to the common buffer row by row to interleave the data.

24. (Original) The article of manufacture of claim 23, wherein the common buffer is divided into a plurality of sub-buffers and each sub-buffer is a single port memory.

25. (Original) The article of manufacture of claim 24, the further performing the step of generating a read address for one of the plurality of sub-buffers and a write address for another of the plurality of sub-buffers, the reading and writing of the respective sub-buffers occurring during the same clock cycle.

26. (Original) The article of manufacture of claim 22, wherein step a) includes the step of employing a first algorithm to generate read addresses for the common buffer for data input to the constituent code decoder and contemporaneously employing the first algorithm to generate write addresses for the common buffer for data output from the constituent code decoder where the write addresses are offset by a predetermined number of rows from the read addresses when the decoder is decoding the first of the two constituent codes.

27. (Original) The article of manufacture of claim 26, wherein step a) includes the step of employing a second algorithm to generate read addresses for the common buffer for data input to the constituent code decoder and contemporaneously employing the second algorithm to generate write addresses for the common buffer for data output from the constituent code decoder where the write addresses are offset by a predetermined number of columns from the read addresses when the decoder is decoding the second of the two constituent codes.

28. (Original) The article of manufacture of claim 27, wherein the employment of the first algorithm to generate write addresses during the decoding of the first of the two constituent codes and employment of the second algorithm to generate read addresses during the decoding of the second of the two constituent codes interleaves the data and the employment of the second algorithm to generate write addresses during the decoding of the second of the two constituent codes and employment of the first algorithm to generate read addresses during the decoding of the first of the two constituent codes de-interleaves the data.

7

29.   (Original) The article of manufacture of claim 28, wherein step a) includes the step of generating read addresses using a one of a row-by-row with column shuffling algorithm and a column-by-column with row shuffling algorithm.

30.   (Original) The article of manufacture of claim 29, wherein the received signal is encoded with two constituent codes and interleaved based on a CDMA protocol and wherein the apparatus is employed in a mobile unit deployed within a CDMA-based communication system.

31.   (New) The apparatus of Claim 1, wherein symbols from the first symbol set are conveyed to the single constituent code decoder via a set of symbol lines, and symbols from the second symbol set are also conveyed thereto nonconcurrently on the same symbol lines.